<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>Papers on Fabian&#39;s Blog</title>
    <link>http://fabianalvarez.dev/papers/</link>
    <description>Recent content in Papers on Fabian&#39;s Blog</description>
    <image>
      <title>Fabian&#39;s Blog</title>
      <url>http://fabianalvarez.dev/images/papermod-cover.png</url>
      <link>http://fabianalvarez.dev/images/papermod-cover.png</link>
    </image>
    <generator>Hugo -- 0.128.0</generator>
    <language>en</language>
    <lastBuildDate>Mon, 15 Jan 2024 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://fabianalvarez.dev/papers/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>A Novel Approach to RISC-V Implementation on FPGAs</title>
      <link>http://fabianalvarez.dev/papers/example-paper/</link>
      <pubDate>Mon, 15 Jan 2024 00:00:00 +0000</pubDate>
      <guid>http://fabianalvarez.dev/papers/example-paper/</guid>
      <description>Introduction The RISC-V instruction set architecture has gained significant traction in recent years due to its open-source nature and flexibility. This paper explores novel implementation strategies for RISC-V processors on FPGA platforms.
Related Work Previous implementations of RISC-V on FPGAs have focused primarily on&amp;hellip;
Methodology Our approach consists of three main components:
Optimized Register File: We redesigned the register bank to reduce latency Efficient Control Unit: A new FSM-based control unit Pipeline Optimization: Careful balancing of pipeline stages Register File Design The register file implementation uses dual-port memory&amp;hellip;</description>
    </item>
  </channel>
</rss>
